This book aims to cover different aspects of Bias Temperature Instability (BTI). BTI remains as an important reliability concern for CMOS transistors and circuits. Development of BTI resilient technology relies on utilizing artefact-free stress and measurement methods and suitable physics-based models for accurate determination of degradation at end-of-life, and understanding the gate insulator process impact on BTI. This book discusses different ultra-fast characterization techniques for recovery artefact free BTI measurements. It also covers different direct measurements techniques to access pre-existing and newly generated gate insulator traps responsible for BTI. The book provides a consistent physical framework for NBTI and PBTI respectively for p- and n- channel MOSFETs, consisting of trap generation and trapping. A physics-based compact model is presented to estimate measured BTI degradation in planar Si MOSFETs having differently processed SiON and HKMG gate insulators, in planar SiGe MOSFETs and also in Si FinFETs. The contents also include a detailed investigation of the gate insulator process dependence of BTI in differently processed SiON and HKMG MOSFETs. The book then goes on to discuss Reaction-Diffusion (RD) model to estimate generation of new traps for DC and AC NBTI stress, and Transient Trap Occupancy Model (TTOM) to estimate charge occupancy of generated traps and their contribution to BTI degradation. Finally, a comprehensive NBTI modeling framework including TTOM enabled RD model and hole trapping to predict time evolution of BTI degradation and recovery during and after DC stress for different stress and recovery biases and temperature, during consecutive arbitrary stress and recovery cycles, and during AC stress at different frequency and duty cycle. The contents of this book should prove useful to academia and professionals alike

lgrsnf/K:\_add\!woodhead\!\spr\10.1007%2F978-81-322-2508-9.pdf

nexusstc/Fundamentals of Bias Temperature Instability in MOS Transistors: Characterization Methods, Process and Materials Impact, DC and AC Modeling/3c9f2a8ae095a5496843dfd842e95378.pdf

scihub/10.1007/978-81-322-2508-9.pdf

zlib/Engineering/Souvik Mahapatra (eds.)/Fundamentals of Bias Temperature Instability in MOS Transistors: Characterization Methods, Process and Materials Impact, DC and AC Modeling_2619033.pdf

Mahapatra, Souvik

Springer (India) Private Limited

Springer series in advanced microelectronics, 52, 1st ed. 2015, New Delhi, 2016

Springer series in advanced microelectronics, volume 139, New Delhi, 2016

Springer series in advanced microelectronics, volume 52, New Delhi, 2016

1st ed. 2015, 2015

sm44658964

{"container_title":"Springer Series in Advanced Microelectronics","edition":"1","isbns":["8132225074","8132225082","9788132225072","9788132225089"],"issns":["1437-0387","2197-6643"],"publisher":"Springer India","series":"Springer Series in Advanced Microelectronics 139"}

Front Matter....Pages i-xvi
Introduction: Bias Temperature Instability (BTI) in N and P Channel MOSFETs....Pages 1-42
Characterization Methods for BTI Degradation and Associated Gate Insulator Defects....Pages 43-92
Physical Mechanism of BTI Degradation—Direct Estimation of Trap Generation and Trapping....Pages 93-126
Physical Mechanism of BTI Degradation—Modeling of Process and Material Dependence....Pages 127-179
Reaction-Diffusion Model....Pages 181-207
Modeling of DC and AC NBTI Degradation and Recovery for SiON and HKMG MOSFETs....Pages 209-263
Back Matter....Pages 265-269

Springer Series in Advanced Microelectronics
Erscheinungsdatum: 14.08.2015

2015-11-25